지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.23 No.5
- 발행연도
- 2023.10
- 수록면
- 295 - 302 (8page)
- DOI
- 10.5573/JSTS.2023.23.5.295
이용수
초록· 키워드
오류제보하기
Recently, a memory wall has become a concern due to the increasing distance between memory and CPU in the von Neumann structure. While the CPU and logic devices operate quickly, their speed becomes irrelevant due to the slow data transfer between them. Consequently, addressing the data delay problem between the CPU and the logic elements is crucial. To tackle this issue, researchers have been exploring the Processing in Memory (PIM) technology, which enables simultaneous memory and computation. However, traditional volatile or nonvolatile memory-based PIM approaches have inherent limitations in overcoming the memory wall problem, as memory and computation are performed sequentially on separate devices. Therefore, there is a need to develop a new memory-logic device capable of performing read and operation simultaneously. In this paper, we propose a Feedback Field Effect Transistor (FBFET) with a charge trap layer that can fulfill both memory and computational roles, thus implementing an ideal Processing in Memory technology. The device features an oxide-nitride-oxide structure, where nitride is coupled to the oxide side of the FBFET. It accumulates electric charges in the floating body for memory operations and reads the data stored in the charge trap layer for logic operations. By selecting the control gate bias, the computing operation can be configured to perform AND or OR operations. This enables simultaneous memory and logical operations to take place.
목차
Abstract
I. INTRODUCTION
II. RE-CONFIGURABLE LOGIC OPERATION
III. CTF-FBFET FOR PROCESSING IN MEMORY (PIM)
V. CONCLUSIONS
REFERENCES
참고문헌 (17)
참고문헌 신청
O. Villa et al., "Scaling the Power Wall: A Path to Exascale," SC '14: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, 2014, pp. 830-841, doi: 10.1109/SC.2014.73.
Wulf, Wm A., and Sally A. McKee. "Hitting the memory wall: Implications of the obvious." ACM SIGARCH computer architecture news 23.1 (1995): 20-24.
Machanick, Philip. "Approaches to addressing the memory wall." School of IT and Electrical Engineering, University of Queensland (2002).
Wilkes, Maurice V. "The memory wall and the CMOS end-point." ACM SIGARCH Computer Architecture News 23.4 (1995): 4-6.
Saulsbury, Ashley, Fong Pong, and Andreas Nowatzyk. "Missing the memory wall: The case for processor/memory integration." ACM SIGARCH Computer Architecture News 24.2 (1996): 90-101.
Wulf, Wm A., and Sally A. McKee. "Hitting the memory wall: Implications of the obvious." ACM SIGARCH computer architecture news 23.1 (1995): 20-24.
Machanick, Philip. "Approaches to addressing the memory wall." School of IT and Electrical Engineering, University of Queensland (2002).
Wilkes, Maurice V. "The memory wall and the CMOS end-point." ACM SIGARCH Computer Architecture News 23.4 (1995): 4-6.
Saulsbury, Ashley, Fong Pong, and Andreas Nowatzyk. "Missing the memory wall: The case for processor/memory integration." ACM SIGARCH Computer Architecture News 24.2 (1996): 90-101.
함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Processing-in-Memory을 활용한 스트링 탐색 애플리케이션 가속 기법
대한전자공학회 학술대회
2020 .08
-
Volatile and Nonvolatile Memory Devices for Neuromorphic and Processing-in-memory Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .02
-
Logic Operation Implementation Method with Single-Level Cell NAND Flash
IDEC Journal of Integrated Circuits and Systems
2024 .01
-
Technology of the next generation low power memory system
International journal of internet, broadcasting and communication : IJIBC
2018 .01
-
NAND Flash Array 기반 Positive Feedback FET를 이용한 인 메모리 컴퓨팅 소자 개발
대한전자공학회 학술대회
2024 .11
-
Huge page를 활용한 Processing-in-Memory용 메모리 관리 라이브러리
대한전자공학회 학술대회
2022 .06
-
FPGA를 이용한 메모리 컨트롤러 검증 플랫폼 구축
대한전자공학회 학술대회
2021 .06
-
In-depth Survey of Processing-in-memory Architectures for Deep Neural Networks
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2023 .10
-
Characterization of the Vertical Position of the Trapped Charge in Charge-trap Flash Memory
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2017 .04
-
A Dual Memory Structure for Efficient Use of Replay Memory in Deep Reinforcement Learning
제어로봇시스템학회 국제학술대회 논문집
2019 .10
-
Charge Trap Flash Memory with Tunneling Field Effect Transistor for low power application
대한전자공학회 학술대회
2019 .06
-
PIM 멀티 워크로드 실행을 위한 메모리 관리 기법
대한전자공학회 학술대회
2024 .06
-
Floating Gate 기반 Logic-in-Memory 소자 최적화
대한전자공학회 학술대회
2022 .06
-
인공지능 반도체 메모리 기술 동향
[ETRI] 전자통신동향분석
2024 .10
-
플라즈마 중합법으로 제작한 Styrene 절연막의 전하 포집에 대한 연구
한국기계기술학회지
2023 .06
-
Circuit-level macro modeling of charge-trap flash memory array
대한전자공학회 학술대회
2017 .01
-
전하 트랩 플래시 메모리 셀의 각 층의 두께별 시뮬레이션
대한전자공학회 학술대회
2022 .06
-
실리콘 나노시트 피드백 전계효과 트랜지스터의 준비휘발성 메모리 특성 연구
전기전자학회논문지
2023 .12
-
Thermal Treatment and Thickness Effects of Polymeric Gate-Insulating Memory Layers in Organic Memory Transistors
한국고분자학회 학술대회 연구논문 초록집
2022 .04
이 논문의 저자 정보
이 논문과 함께 이용한 논문
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-151-24-02-088307559